


**N-Channel Enhancement Mode Field Effect Transistor**

PRELIMINARY

**FEATURES**

- 60V, 129A,  $R_{DS(ON)} = 2.3\text{m}\Omega$  @  $V_{GS} = 10\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- Surface mount Package.



P-PAK 5X6

**ABSOLUTE MAXIMUM RATINGS**  $T_C = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D @ R_{\theta JC}$	129	A
	$I_D @ R_{\theta JA}$	39	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM} @ R_{\theta JC}$	516	A
	$I_{DM} @ R_{\theta JA}$	156	A
Maximum Power Dissipation	$P_D$	69	W
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

**Thermal Characteristics**


Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.8	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	20	$^\circ\text{C/W}$




# CEZ23C6H

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	60			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}$			1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		1.8	2.3	$\text{m}\Omega$
Gate Input Resistance	$R_g$	f=1MHz,open Drain		1.5		$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3470		pF
Output Capacitance	$C_{\text{oss}}$			1500		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			80		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 30\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 3\Omega$		33		ns
Turn-On Rise Time	$t_r$			13		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			53		ns
Turn-Off Fall Time	$t_f$			15		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 30\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}$		51		nC
Gate-Source Charge	$Q_{\text{gs}}$			11		nC
Gate-Drain Charge	$Q_{\text{gd}}$			17		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				57	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 1\text{A}$			1.2	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ .						
c.Guaranteed by design, not subject to production testing.						




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**





Figure 12. Normalized Thermal Transient Impedance Curve

**P-PAK5X6** 產品外觀尺寸圖 (Product Outline Dimension)

**SINGLE PAD** 尺寸圖


<b>SYMBOLS</b>	<b>MILLIMETERS</b>		<b>INCHES</b>	
	<b>MIN</b>	<b>MAX</b>	<b>MIN</b>	<b>MAX</b>
A	0.900	1.100	0.035	0.043
b	0.300	0.500	0.012	0.020
c	0.154	0.354	0.006	0.014
D	4.800	5.200	0.189	0.205
D1	3.800	4.250	0.150	0.167
D2	3.570	3.970	0.141	0.156
D3	0.380	0.850	0.015	0.033
E	5.660	6.060	0.223	0.239
e	1.270 TYP		0.050 TYP	
H	6.250	6.450	0.246	0.254
L1	0.150	0.350	0.006	0.014
L2	0.580	0.780	0.023	0.031
L3	0.680	0.880	0.027	0.035